Is it possible to avoid DC offset present in the signal? I am using the BladeRF 2.0 (recent firmware and recent FPGA version). The level of DC spikes is growing with the frequency. Around 1000 MHz it is about 10 dB above the noise floor. Around 5 GHz it increases to 15 dB. So, for the noise floor -90dBm the spike level is -75 dBm. This is quite a lot since the signal (for example, 5GHz Wi-Fi) can be of the same level.
Since I am obtaining the spectrum in the wide frequency range, there are many spikes present at the distance of the sweeping step.
Discussions related to embedded firmware, driver, and user mode application software development
1 post • Page 1 of 1